

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5B




FIG.6




FIG.7A

	\sim	\sim		
91	95	66	94	CELL 8 1ST BIT 2ND BIT 3RD BIT 4TH BIT
p31	p32	p33	p34p	CELL 7 1ST BIT 2ND BIT 3RD BIT 4TH BIT
p21	p22	p23	p24	CELL 6 1ST BIT 2ND BIT 3RD BIT 4TH BIT
p11	p12	p13	p14	CELL 5 1ST BIT 2ND BIT 3RD BIT 4TH BIT
) m41	m42	m43) m44	CELL 4 1ST BIT 2ND BIT 3RD BIT 4TH BIT
/ m31 //	// m32 //	// m33 //	(m34 //	CELL 3 1ST BIT 2ND BIT 3RD BIT 4TH BIT
m21	m22	m23	m24	CELL 2 1ST BIT 2ND BIT 3RD BIT 4TH BIT
m11	(m12	(m13	m14	CELL 1 SND BIT 3RD BIT 3RD BIT 4TH BIT

FIG.7B

